Abstract-Artificial neural networks (ANN) are well known for performing Recognition, Data mining and Synthesis (RMS) tasks. However, the most famous ANNs are software implemented on computers that never take into account the power consumption management. Chip designers are aiming at low-power consumption by developing the neuromorphic engineering field. The goal is to design and produce neuralinspired architectures allowing energy-efficient computation systems. One decade ago, neuromorphic engineering had a renewal of interest, in particular due to the unveiled memristive devices. Indeed, memristors own all the features necessary in order to play the role of plastic synapses in ANNs. Among all memristive technologies, ferroelectric devices present an important advantage for low power systems: their high resistance which implies low current. In this paper, we will present a Verilog-A model of ferroelectric memristors. This model is based on measurements and therefore takes into account the variability of devices in terms of RON, ROFF and switching characteristics. This realistic model will be helpful for designing neuromorphic systems based on these devices. Finally, we will present some Cadence simulations of learning in small neural networks composed of CMOS neurons and memristive synapses.
I. INTRODUCTION
Since the publication of the "missing memristor found" in 2008 [1] , the interest for memristive devices has strongly increased. This nanodevice is a non-volatile and non-linear resistor. The implementation of this nanocomponent for digital memory is now in the industrial phase [2] . However, it is even possible to vary the resistance of the device quasicontinuously. Many researchers investigate the analog feature of this technology to create memristive synapses for hardware neural networks [3] - [5] .
Hardware neural network computation, also called neuromorphic engineering, is based on neuroscience principles such as the generation of spikes for the output neuron. Thus, the computation takes into account timing and allows the implementation of local learning rules without supervision. The most famous one is spike timing dependent plasticity (STDP) [6] . A causal link between the pre-neuron spike and the post-neuron one will increase the synaptic weight, whereas non-causality will decrease it. When using the technique of overlapping spikes, their shapes critically influence the STDP rule [7] and will thus determine the efficiency of the neural network for a dedicated task.
Hardware Spiking Neural Networks (SNNs) with an architecture composed of analog circuitry coupled with the aforementioned memristors open the possibility to build highperformance accelerators capable of tackling large computational tasks. Hardware implementation of memristive devices is time consuming. To avoid wrong implementations, hardware designers should investigate architectures of SNNs by simulations. Those simulations have to take into account the dispersion of their physical properties. The design of silicon neurons is facilitated thanks to efficient transistor models provided by integrated circuit founders. However, efficient models of memristor included in electronic design automation (EDA) software are not sufficiently spread.
Modelling memristive devices relies on the understanding of the physics of the nanocomponents. Memristive effects are present in different technologies. Thus, one model of memristor is dedicated to one kind of physics. In this paper, we focus on the "ferroelectric memristor" [8] shown in Fig. 1 . The advantage of this memristive technology is that it is based on a purely electronic effect promising high speed and reliability. Moreover, the resistances of ferroelectric memristors are high (between 500 kΩ and 100 MΩ) and their switching voltages are around |1 V|. This component has the required features to be used with CMOS technologies.
The purpose of this paper is to present a ferroelectric memristor model based on measurements allowing to take into account device disparities and switching variabilities. Moreover this model is implemented in Verilog-A language, allowing simulations with usual EDA software. The ferroelectric memristor will be presented in Section II. The model will be described and compared to measurements in Section III. In Section IV, we will present the Verilog-A code allowing a free use of our work. Finally, we will use this model during a training of a small neural network.
II. FERROELECTRIC MEMRISTORS
The ferroelectric memristors has been patented in 2010 [9] and described in detail in [8] . We have used this component in previous neuromorphic projects as plastic synapse, i.e. a synapse allowing learning behavior.
A. Physics principle
The ferroelectric memristor is a tunnel junction with an ultrathin ferroelectric barrier. In this system, the resistance (or the current) strongly depends on the direction and the amplitude of the ferroelectric polarization of the barrier. This effect, called Tunnel Electro-Resistance, is a purely electronic phenomenon. To obtain the quasi-continuous analog resistance variation characteristic of a memristor, the ultrathin ferroelectric barrier will be chosen so that its polarization vs. electric field cycle is tilted. The ferroelectric memristor is therefore an "electronic type" Resistive RAM. Since it is not based on defect-mediated physical effects, it should also avoid reliability issues.
B. Memristor as plastic synapse
As shown in Fig. 2 , we have demonstrated that the ferroelectric memristor allows the implementation of a learning rule called spike timing dependent plasticity [10] . This bioinspired learning scheme is at the heart of unsupervised learning processes in SNNs. This important result demonstrates that the ferroelectric memristor is an excellent building block for developing neuromorphic electronics based on memristive synapses. Spike-Timing dependent plasticity has been demonstrated for different type of memristors [4] - [5] but the ferroelectric memristor is advantageous because of its speed (applied pulse duration of ~100 ns), large ON/OFF ratios, retention and cyclability [11] .
III. MODEL
We have already proposed a physics-based model in [10] . However, this model did not take into account the behavioral variabilities. In this paper, we refine this model allowing use by neuromorphic designers. Thus, we introduce the ferroelectric memristor variability by behavior modeling. Variabilities could be characterized by 3 parameters: i) RON the minimum resistance value, ii) ROFF the maximum resistance value and iii) the switching variability of resistance value.
A. RON: minimal value of resistance
The typical low resistance value of a ferroelectric memristor is around 250 kΩ. However, this value is different for each device. The distribution does not follow a Gaussian law. We empirically reproduce this distribution by two Gaussians sampled by a uniform distribution. This model will be used under Cadence environment. Neuromorphic designers will use Monte Carlo simulations to check their design. Thus, to make sure one has different parameters for each memristive device, we insert a seed parameter that represents the randomized RON of the device. The seed parameter will be detailed in Section IV. The implementation of this distribution in Verilog-A is as follows: We draw the same number of trials as the 3,388 measurements. The comparison of both, Fig. 3 -A, allows to validate our model for R ON.
B. ROFF: maximal value of resistance
The high resistance value follows the same kind of distribution. The Verilog-A code of its implementation is given below. Fig. 3-B The last computation is dedicated to the Rmem value. This memristance value is the result of ferroelectric domain changes as described in [11] . The implementation gives us:
with z0 being the cumulated time as a result of consecutive applied pulses. The whole Verilog-A code has been used to reproduce the STDP behavior. In Fig. 4 , we compare two trials with two different seeds with the measurements from Fig. 2 . The reproducibility and the global behavior allow us to validate this code for neuromorphic design under Cadence environment.
V. SIMULATIONS
We use this model for a Cadence simulation of a small neural network. The network is composed of 9 presynaptic and 3 postsynaptic neurons all-to-all connected (Fig. 5-A) . We apply 3 different types of images (Fig. 5-B) . White and dark colors are coded by a spike frequency of 255 kHz and 0 Hz, respectively. The memristive synapses are simulated using the Verilog-A model presented in this paper. The neurons are simulated using transistor level model. Fig. 5-C shows the simulation results. We start with Picture 1, in which N3, N4, N6 and N7 are white and thus spike at 250 kHz. The membrane voltage Vm_Post_X of all postsynaptic neurons increases. In this case, Vm_Post_3 reaches its threshold value and thus spikes (see Post_3 signal). We then present Picture_2 and as a result Post_2 spikes. Then Picture_3 is presented three times and as a result Post_1 spikes every time. However, Post_1 spikes earlier at the second and third than at the first presentation of Picture 1. This shows that the network learnt this picture. The Verilog-A model is efficient for neural network simulations.
VI. CONCLUSION
Based on numerous measurements of ferroelectric memristors, we propose in this paper an open access Verilog-A model of this device. The model includes all behavioral variabilities: RON, ROFF and switching characteristics. Those variabilities will be helpful for neuromorphic designers allowing full Monte-Carlo simulations. Our next work will be the design of presynaptic and postsynaptic analog neurons for a large neural network dedicated to visual data processing under the EU ULPEC project. 
